This paper introduces a novel standing wave oscillator (SWO) utilizing a tapered transmission line adapted to the position-dependent amplitudes of standing waves. The tapered line fully exploits the core property of standing waves to enhance Q and lower phase noise, dcmonstrating the benefits of wavc-based oscillators. Measurements confirm the advantages of the proposed technique. The phase noisc of a fully-int,egrated MOS SWO with the tapered line is about 8 dB superior to that of a uniform-line SWO over a wide range of offset frequencies, where the oscillation frequencies are around 15 GHz.
INTRODUCTION
Recently there have emerged oscillators relying on wave phenomena as an alternative t o LC oscillators. Wavehased oscillators are cat,egorized into traveling wave oscillators [l] - [3] and standing wave oscillators [4] - [6] .
While the benefits of the wave-based oscillators in certain design criteria (e.g., high-frequency oscillation [l] [Z], lowjitter low-skew clock distribution [5] ) are evident, it has not been clcar whether the wave-based oscillators could be more advantageous than LC oscillators in achieving a superior phase noise. This paper addresses the issue and presents a case where exploitation of wave behaviors proves beneficial in enhancing Q and lowering phase noisc.
Standing waves have the unique property of positiondependent voltage-current amplitudes. This paper demonstrates that transmission lines that host standing waves readily lend themselves to a position-depcndent structuring. One can physically taper a transmission line adapted to the standing wave amplitude variations t o reduce loss in the line, leading t o Q improvement and phase noise reduction in standing wave oscillators (SWO). In the prototype tapered-line MOS SWO presented in this paper: the simulated effective Q of the tapered line hosting standing waves is about 59: a considerable improvement over the Q of 39 achieved before tapering. Phase noise measurements attest to the validity of the proposed techniquc.
Section 2 introduccs a X/4 SWO, which we will use as a vehicle for demonstration of the concept. Sections 3 and 4 discuss concepts and design of the tapered-line SWO, respectively. Measurements confirming the henefits of the proposed technique are presented in Sec. 5.
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X/4 STANDING WAVE OSCILLATOR
A quarter-wavelength (X/4) SWO of Fig. l(a) will he used
as a vehicle to demonstrate the validity of the proposed technique. In the SWO a differential transmission line is connected to a pair of cross-coupled inverters at one end and is shorted at the other end. The cross-coupled inverters may be realized using cross-coupled NMOS or CMOS transistors as shown in Fig. l(b) . The differential transmission line is implemented in the form of an on-chip coplanar stripline (CPS) in silicon as sholvn in Fig. l(c) .
In the SWO of Fig. l(a) energy injected by the crosscoupled inverters propagatcs in forward waves along the line toward the short, where the energy is reflected into reverse waves. In steady state, the forward and reverse waves superpose to form sta,nding waves. While boundary conditions allow standing wave modes at 1 = X/4 x n ( n = 1 , 3 ; 5; ...), we will only consider the fundamental mode (1 = X/4) since higher modes are of relative insignificance due to substantial high-frequency loss.
In the fundamental mode; voltage amplitude, V ( z ) , and current, amplitude, 1 ( z ) , exhibit monotonic varktions with z as depicted in Fig. l(a) . The voltage minimum (zero) and current maximum occur at the short end ( z = 1) while the voltage maximum and current minimum occur at z = 0. Due to transistor loading, the amplitude of this current minimum at z = 0 is slightly larger than zero, as 1 is slightly smaller than X/4.' This amplitude variation in standing waves proves very useful in lowering SWO phase noise, as shown in the following section.
LINE TAPERING IN SWO ~ CONCEPTS
Figure l When the CPS hosts a standing wave, the R-G tradeoff can be elegantly circumvented to minimize loss, thanks to the position-dependent standing wave amplitudes. Sincc the X/4 CPS of Fig. l(a) has large voltage amplitude and negligible current amplitude near z = 0 and vice versa near z = 1, the majority of loss is through shunt conductance G toward z = 0 and through series resist,ance R toward z = 1. Therefore, G may he minimized t o reduce loss near z = 0 while the unavoidable increase in R is not detrimental because of the negligible current amplitude in this vicinity. Similarly toward z = 1, R may be minimized to reduce loss while the inevitable increase in G is not harmful due to the locally negligible voltage. varies from process to process. The following section will quantitatively present the loss reduction using a specific design.
The CPS tapering should he performed with at,tention to holding the characteristic impedance constant throughout the line to prevent partial reflections. The design of a tapered CPS with constant impedance is now presented.
LINE TAPERING IN SWO -DESIGN
The design of a tapered CPS with a uniform characteristic impedance is greatly facilitated using a comprehensive set of data acquired through Sonnet EM simulations for a wide range of w and s values. The layered metal structure3 used in simulation is depicted in Fig. 2; where the floating metal strips serve to retard the wave [8] > which decreases the necessary CPS length and overall layout area to support a given frequency. The floating metal strips significantly reduce the substrate effect as well [7] . The SiliOs employing the simulated structures were designed for 15 GHz oscillation.
The impedance and loss contours in w-s space shown in Fig. 3(a) capture the essential results of the EM simulations. The R and G contours roughly coincide. The contours reveal a method for varying R and G without altering the characteristic impedance, ZO. Increasing either w or s results in a decreased R and increased G due t o the R-G tradeoff mentioned earlier. However, ZO increases with increa,sing s but decreases with increasing w. Therefore to achieve low G near z = 0 and low R at z = 1 to minimize loss without affecting 20; one can simulta3in a 0.18pm CMOS technology with B thick top-metal layer.
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Points in (/mi) (him) (n,.12/deg) (pS/deg) Fig. 3(a) w arid s values, the uniform-CPS parameters are those of point B for its ent,ire length. This point was chosen because the corresponding loss values, Rz arid G2, are those that minimize tota,l dissipat,ion of the standing wave in the uniform line.
Calculation using t,lie design parameters shows that the loss of the tapered CPS is 0.67 that of the optimum uniform CPS for a given standing wave energy stored. This translates to a 50% improvement in Q. The opt,imum uniform CPS has a simulated Q of 39 a t 15 GHz4: then predicts that phase noise improves by an approximate factor of 1.53 5.3dB. This calculation serves t o convey a rough idea on the pliase noise improvement; the following section shows that the measured phase noise itnprovement is more than 5.3dB. Figure 4 shows the die photo for the implemented uniform-and aapered-CPS SWOs. They have exactly the same design except the CPS structures, and were implemented adjacently on the same die. Each circuit occupies an area of 1.2 x 1.2 mm'; both CPS structures span ahout 420pm. We used NMOS-only gain elements (Fig. l ( b ) ) and the ! & was provided at the shorted end.
One perceivable problem with the X/4 SWO: espec.ially that, with a tapered CPS: involves the design of the electrical short. The greater line separation around t = 1 in t,he tapered CPS requires a proportionally long "short,"
increasing series resistance where it is most detrimental and undermining the benefits of tapering. To alleviate this problem, all underlying metal layers were added to the short (in both the uniform-and tapered-CPS circuits) t o substantially reduce the series resistance in the short.
. EXPERIMENTAL VERIFICATIONS
The voltage outputs of the SWO at i = 0 were interfaced with an Agilent E4448A spectrum analyzer via on-chip open-drain NMOS buffers, RF probes and cables, and bias-Tees. The spectrum analyzer has a built-in phase noise measurement system. A tapered-and a uniform-CPS SWO on the same die were measured under the same bias condition to determine the phase noise improvement due to tapering. The measurement results are summarized in Table 2 . The oscillation frequency is 14. 2 GHz for the tapered-CPS SWO and 15.6 GHz for the uniforni-CPS SWO; slightly deviating from the design frequency, 15 GHz. The noticeably low dc power consumptions are indirect evidence of the high Q of the lines.
The tapered-CPS SWO has a reduced phase noise as compared t o the uniform-CPS SWO, e.g., 8 dB reduction at 1 hIHz offset. The unexpected frequency discrepancy between the two circuits could be partially responsible for the improvement, but EM simulations combined with Leesonk formula, [9] show that this accounts for no more than 1 dB difference. Identically sized transistors were used in each design for fair comparison. But, t,he significantly reduced loss in the tapered-CPS allows one to shrink the traiisistors in the tapered-CPS SWO, which would further henefit phase noise performance. At greater offset frequencies where the white noise effect dominates and 1/ f behavior is apparent,, the impruvemcnt is 8 t o 10 dB.
Due to the loss difference between the uniform-and tapered-CPS SWO, the identical bias condition may place the two circuits in different regions of operation. In order not to allow any advantage for the tapered-CPS SWO: the uniform-CPS SWO was measured under various other bias conditions, but the overall phase noise reduction of at least 8dB persisted. Three more chip samples (each contains a tapered and a uniform circuit) were measured, and the essential measurenient results presented above occurred consistently. 
C O N C L U S I O N
We showed that a transmission line hosting standing waves can be shaped according t o the position-dependent sta,nding wave amplitudes to improve Q and phase noise of standing wave oscillators. explicitly demonstrating the advantages of wave-based oscillators. We also presented the methodology to design the tapered line with a constant characteristic impedance. The on-chip tapered CPS presented has a Q of 59, enhanced by almost 50% as compared to the optimum uniform CPS. This improvement was reflected in a remarkable phase noise reduction of 8 to 10 dB in the tapered-line SWO in comparison to the uniform-line SWO. Although this demonstration involved a X/4 SWO; it may be applied t o any furin of SWOs.
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